Design of low-power content-addressable memories.
Read Online
Share

Design of low-power content-addressable memories. by Kostas Pagiamtzis

  • 462 Want to read
  • ·
  • 84 Currently reading

Published in Toronto, Canada .
Written in English


Book details:

The Physical Object
Pagination89 leaves.
Number of Pages89
ID Numbers
Open LibraryOL19757629M
ISBN 109780494157947

Download Design of low-power content-addressable memories.

PDF EPUB FB2 MOBI RTF

This paper presents the design of a low-power ternary content-addressable memory (TCAM) based on the proposed double-feedback match-line sense amplifier (DF-MLSA). DF-MLSA achieves power savings by reducing match-line voltage swing and search-line switching activity in a TCAM and employs the double positive-feedback network to boost the search Cited by: 1. design of the two, [6] some of which have been surveyed in [7]. Although dynamic CMOS circuit techniques can result in low-power and low-cost CAMs, these designs can suffer from low noise-margins, charge sharing and other problems [4]. A new family of associative memories based on clustered-neural-networks has been recently introduced [8] [9], and. The main CAM-design challenge is to reduce power reduce power consumption associated with the large amount of parallel active circuitry, without sacrificing speed or memory density. In this project, a low power content-addressable memory using pipelined hierarchical search scheme is implemented. He is presently an Associate Professor with the Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya at Shillong, India. Dr. Dandapat has authored over 50 national and international journal papers. His research interests include low-power VLSI design, low-power memory design, and low-power digital.

  Design and analysis of low power self-controlled content addressable memory architecture. The CAM is an extension of Random Access Memories, we have to understand the Random Access Memories features to get CAM. Trial result shows preferred execution result over customary CAM design. Content addressable memory (CAM) is a memory unit that performs single clock cycle content matching instead of an address. CAMs are vastly used in network routers and cache controllers, as basics look-up table function is performed over all the. We survey recent developments in the design of large-capacity content-addressable memory (CAM). A CAM is a memory that implements the lookup-table function in a single clock cycle using dedicated comparison circuitry. CAMs are especially popular in network routers for packet forwarding and packet classification, but they are also beneficial in a variety of other applications that require high. Content-addressable memory (CAM) is silicon chip architecture that is purpose-built for extremely fast but very specific type of memory lookups. Lookups using a CAM is conceptually similar to associative array logic in data structures but the output are highly simplified.

In‐Memory Computing with Memristor Content Addressable Memories for Pattern Matching (CMOS) circuit designs can still suffer low power efficiency, motivating designs leveraging nonvolatile resistive random access memory (ReRAM), and with many studies focusing on crossbar circuit architectures. Another circuit primitive—content. A low-power transistor content addressable memory (CAM) cell is presented for high performance applications. The CAM cell design is based on the conventional 8-transistor one-read and one-write. consumption by 64%. The proposed design can work at a supply voltage down to V. Index Terms— content-addressable memory, matchline. 1. by an output encoder, as shown in Fig. 1. During a preINTRODUCTION Content addressable memory (CAM) is a type of solid-state memory in which data are accessed by their. Ternary content addressable memories (TCAMs) are hardware-based parallel lookup tables with bit-level masking capability. They are attractive for applications such as packet forwarding and classification in network routers. Despite the attractive features of TCAMs, high power consumption is one of the most critical challenges faced by TCAM.